Man page or keyword search:   man All Sections 1 - General Commands 2 - System Calls 3 - Subroutines, Functions 4 - Special Files 5 - File Formats 6 - Games and Screensavers 7 - Macros and Conventions 8 - Maintenence Commands 9 - Kernel Interface New Commands Server 4.4BSD AIX Alpinelinux Archlinux Aros BSDOS BSDi Bifrost CentOS Cygwin Darwin Debian DigitalUNIX DragonFly ElementaryOS Fedora FreeBSD Gentoo GhostBSD HP-UX Haiku Hurd IRIX Inferno JazzOS Kali Knoppix LinuxMint MacOSX Mageia Mandriva Manjaro Minix MirBSD NeXTSTEP NetBSD OPENSTEP OSF1 OpenBSD OpenDarwin OpenIndiana OpenMandriva OpenServer OpenSuSE OpenVMS Oracle PC-BSD Peanut Pidora Plan9 QNX Raspbian RedHat Scientific Slackware SmartOS Solaris SuSE SunOS Syllable Tru64 UNIXv7 Ubuntu Ultrix UnixWare Xenix YellowDog aLinux   9087 pages apropos Keyword Search (all sections) Output format html ascii pdf view pdf save postscript

ARM_SYNC_ICACHE(2)	    BSD System Calls Manual	    ARM_SYNC_ICACHE(2)

NAME
     arm_sync_icache — clean the CPU data cache and flush the CPU instruction
     cache

LIBRARY
     ARM Architecture Library (libarm, -larm)

SYNOPSIS
     #include <machine/sysarch.h>

     int
     arm_sync_icache(u_int addr, int len);

DESCRIPTION
     arm_sync_icache() will make sure that all the entries in the processor
     instruction cache are synchronized with main memory and that any data in
     a write back cache has been cleaned.  Some ARM processors (e.g. SA110)
     have separate instruction and data caches thus any dynamically generated
     or modified code needs to be written back from any data caches to main
     memory and the instruction cache needs to be synchronized with main mem‐
     ory.

     On such processors arm_sync_icache() will clean the data cache and inval‐
     idate the processor instruction cache to force reloading from main mem‐
     ory.  On processors that have a shared instruction and data cache and
     have a write through cache (e.g. ARM6) no action needs to be taken.

     The routine takes a start address addr and a length len to describe the
     area of memory that needs to be cleaned and synchronized.

ERRORS
     arm_sync_icache() will never fail so will always return 0.

REFERENCES
     StrongARM Data Sheet

BSD				March 29, 2002				   BSD

                             _         _         _ 
                            | |       | |       | |     
                            | |       | |       | |     
                         __ | | __ __ | | __ __ | | __  
                         \ \| |/ / \ \| |/ / \ \| |/ /  
                          \ \ / /   \ \ / /   \ \ / /   
                           \   /     \   /     \   /    
                            \_/       \_/       \_/ 

Vote for polarhome